Synthesisable Fixed/Floating points in VHDL's IEEE Library -


i'm creating vhdl project (xilinx ise spartan-6) required use decimal "real-style" numbers in either fixed/floating point (i'm hoping fixed point sufficient).

being quite new vhdl, found out hard way non-constant real types not supported synthesis, set searching ip core or library redress this.

so far i've found 3 options;

1) floating point ip core provided xilinx

2) downloadable "ieee_proposed" library written david bishop found here

3) after spending fair while attempting work out how "create" new library david bishops files in, took quick through default ieee library , saw contains ieee.fixed_generic_pkg , ieee.fixed_pkg packages.

my question - of 2 libraries - 1 sensible use? 1 adapted synthesis , 1 not, or 1 older other? , if floating point provided, there real point floating point ip core provided xilinx?

i've trawled through many questions of people attempting add ieee_proposed libraries, none seem have referenced fact they seem exist in existing ieee.

thanks help!

============update (essentially own efforts resolve)==================

i can't use ieee.fixed_pkg - , attempting gives me error cannot find <fixed_pkg> in library <ieee>.

after finding ieee library @ c:\xilinx\14.7\ise_ds\ise\vhdl\xst\nt i've found fixed_pkg resides in ieee_proposed. however, still throws same errors!

dumb question, when downloaded ieee_proposed did remember compile it?

edit: , remember map library simulation well. maybe did these mistakes make often.


Comments

Popular posts from this blog

routing - AngularJS State management ->load multiple states in one page -

python - GRASS parser() error -

Swift game error message -